Login Register Now
       
       
Site Map   
Production Standards Open Standards

  Features
features 1
3rd Integrated Design Systems Workshop 3rd Integrated Design Systems Workshop: Models for Design and Manufacturing - How Modeling Challenges are Touching Every Aspect of IC Design - Presentations Available Below

DAC 2007

      Organizer(s): Jake Buurma, Sumit DasGupta, Nick English - Si2

Rules-based design methods are rapidly being replaced by the need for models representing everything in modern chip design flows -- from the system-level analysis through foundry process variation. This workshop will bring together experts in important modeling areas such as: delay calculation, statistical timing, low power, DFM, yield, IP blocks, pcells etc.


Speakers will first examine the necessity for model based design and how it is impacting design tools and flows, convergence/divergence issues, business implications and anticipated interactions between foundries, fabless design and EDA. They will then discuss significant research, development and cooperation across the industry, and debate whether it is sufficient and timely enough to meet the needs of coming technology nodes and what impacts can be expected on IC business models.

Click on each link for the presentation


    1.Modeling for Power Minimization
    Gary Delp - LSI
    David Hathaway - IBM Corp.

    2. Modeling for Timing
    Bob Kezer - Intel Corp.
    Rob Aitken - ARM Ltd

    3. Modeling for Design Reuse
    Chris Rowen - Tensilica Inc.
    James Spoto - Independant Consultant

    4. Modeling for DFM/DFY
    Walter Ng - Chartered Semiconductor Manufacturing
    Andrew B. Kahng - Univ. of California, San Diego

    5. Panel Discussion: All speakers Moderator: Chandu Visweswariah - IBM Corp.
 
Copyright © 2004-2020
Silicon Integration Initiative, Inc (Si2)
All rights reserved
Site Map
How to Get an Account
Contact Si2
Contact Site Admin
Legal Notice/Disclaimer